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Abstract: Matrix Converters can be sensitive to abnormal supply conditions due to the absence of energy storage elements. This
sensitivity can get worse when the Matrix Converters are modulated by a traditional Indirect Space Vector Modulation that assumes
the input variables are sinusoidal and balanced. Therefore, this paper proposes a methodology for the modulation of Matrix
Converters without requiring any assumption of the input voltages. The method uses a geometric representation based on the
Singular Value Decomposition of the switch states to synthesize the rotating vectors of the target duty-cycle matrix. Furthermore,
this paper mathematically highlights the factors that have regulate the amplitude of the output voltages and utilizes them to
compensate the adverse effect of the abnormal input voltages. Experimental results presented in this paper validate that the
proposed method can provide sinusoidal and balanced output currents in the presence of abnormal supply conditions.
1 Introduction
The matrix converter (MC) is one of the well-known topologies for
AC-AC power conversion due to its inherent advantages such as
bi-directional power flow, adjustable input power factor and high
power density [1–4]. The compactness and potentially long life-
time resulting from the elimination of bulky electrolytic capacitors
make the MC and its topology derivations suitable for offshore wind
farms [5, 6], solid-state transformers [7, 8] and more-electric-aircraft
applications [9–12].
A good implementation of a suitable modulation is fundamental
to achieve good performance from any power converter. Many meth-
ods have been proposed for the modulation of MCs [13], including
the scalar type methods [14] and vectorial type methods [15, 16],
to optimize the switching sequence [17], to improve the output
quality [18–21], to increase the voltage transfer ratio [22] or to fea-
ture the over-modulation capability [23]. Among them, the indirect
space vector modulation (ISVM) method is widely used due to its
easy implementation [24]. Many derivations of this traditional ISVM
assume sinusoidal and balanced supply and load [24, 25]. However,
when the input voltage disturbances are not compensated properly,
the output voltages may contain unwanted harmonics
Both feedback control and feedforward compensation can be used
to counteract the low-frequency undesirable supply voltage fluc-
tuations [25–27]. Many closed-loop control algorithms have been
widely reported in literature. However, since the transfer character-
istics between the supply voltages and the load currents are nonlinear
and complex, it is difficult to design a controller with very good per-
formance under all operating conditions. Therefore, the feedforward
method is preferred because it provides faster response and is easier
to design and implement. Given that the instantaneous input volt-
ages have to be precisely measured in most MC applications, it is
intuitive to use the measured quantities in an open-loop controller to
compensate any input distortion [14–16].
The feedforward method can be incorporated into the ISVM tech-
nique by modifying the switching functions of either the virtual
rectifier or inverter to suppress the input disturbances [28–34]. This
is analogous to the pulse width modulation algorithms for traditional
back-to-back converters [24]. In [28–30], the rectifier switching
functions are regulated appropriately to eliminate the influence of
the abnormal supply voltages and generate a constant (on averaged)
DC-link voltage. The load side switching functions can then be
selected as the same way as in a regular inverter. However, the aver-
aged DC-link current is variable, which can complicate the input
current synthesis. If the rectifier switching functions are chosen to
be sinusoidal which results in a constant DC-link current but a
varying DC-link voltage, the inverter switching functions have to
be modified accordingly to maintain sinusoidal and balanced out-
put waveforms [30–33]. It is also possible to regulate both input
and output side switching functions synchronously in one step [34].
However, in this case both the DC-link current and voltage are
varying, which makes the feedforward compensation more difficult.
The existing modified-ISVM methods discussed above rely on the
DC-link concept [24]. They inevitably change the DC-link voltage
or current when regulate the switching functions. Unfortunately, it
is difficult to derive and calculate the analytical solution for either
the transient or the averaged DC-link voltage and/or current, espe-
cially when the inputs are abnormal [26]. Further, these ISVM
methods decompose the input and output quantities into symmet-
rical components or harmonics components. Such decompositions
might be useful for harmonic analyses but are not necessary for the
feedforward compensation and modulation calculation.
The interpretation and implementation complexity discussed
above is due to the tradition that modulation derivation is relied on
voltage/current space vectors [24] or similar quantities [26] formed
by switch states and system input variables together. Whereas, in
fact, the switch states present the inner connection of a MC regard-
less the variations of the input voltages and the output currents.
Therefore, it is more applicable and preferable to separately consider
the switch states and the system inputs of MCs [35–37].
Investigation into the switch states has therefore become signifi-
cant in deriving new modulation algorithms for MCs. In this paper
the method presented in [36] is extended and experiment results are
presented to validate the method. To start with, this paper applies the
singular value decomposition (SVD) technique to the space vector
transfer functions of switch state matrices rather than the duty-cycle
matrices. It is worthy to point out the fact that there are numerous
duty-cycle matrix solutions but only limited number of switch state
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solutions to the matrix converter input/output transfer functions. The
decomposed matrices have sequential geometrical operations that
rotate the vectors of system inputs. This can be used to demonstrate
how the MCs manipulate their input voltages and output currents to
their counterparts at the corresponding output and input sides, and
thus reveal the intrinsic properties of switch states. After represent-
ing the decomposed submatrices by their equivalent vectors with the
same rotation effects, the space vector modulation (SVM) technique
can be adopted to select appropriate switch states and then synthe-
size them to be the continuously rotating local-averaged reference
variables.
The findings presented in this paper provide a new understanding
of the modulation process. Accordingly, motivated by counteracting
the abnormal input voltages, this work proposes a flexible ISVM
algorithm for both direct and indirect MCs. The main contributions
of this paper are:
• Geometrical interpretation: A geometrical interpretation for the
switch state and the duty cycle matrices of MCs is presented
according to the physical meanings of SVD. This provides an
understandable visualization for the modulation process.
• Feedforward compensation: It proves mathematically that the
modulation index, the amplitudes of the virtual rectifier and virtual
inverter switching functions present the same feedforward capability.
• Flexibility: The vector representation of the switch states makes
the utilization of the SVM technique possible and easy, which leads
to improved flexibility in terms of the switch state selection, the duty
cycle calculation and the switching sequence arrangement.
2 Singular Value Decomposition based Indirect
Space Vector Modulation Method
A three-phase-to-three-phase direct MC is shown in Fig. 1(a). Typi-
cally, the converter input is a three-phase voltage source because of
the nature of the grid and/or LC filter, while the output is a current
source since the MC is usually used to feed inductive loads such as
motor drives. The MC connects two different types of sources via
a 3× 3 switch array. Thus, short circuits between the input lines
meanwhile open circuits at each output phase should be prohibited
for safe operation.
With the help of the indirect transfer function approach [24], the
single-stage MC in Fig. 1(a) can be mathematically divided into a
two-stage one as shown in Fig. 1(b) where p and n represent the pos-
itive and negative virtual DC bus, while a, b, c the three input phases
and A,B,C the three output phases. This is the so-called “Indi-
rect MC" where a current source rectifier (CSR) connects directly
to a voltage source inverter (VSI). Due to the existence of the fic-
titious DC-link, only 21 out of all 27 valid SSMs for direct MCs
have equivalent connections in indirect MCs and therefore explored
in this work.
For the sake of simplicity, the input/output relationship of the MC
system can be expressed in the αβ-coordinates as given below [36],[
voα
voβ
]
=
[
S1α S1β
S2β S2α
] [
viα
viβ
]
= Sxyz
[
viα
viβ
]
, (1)
[
iiα
iiβ
]
=
[
S1α S2β
S1β S2α
] [
ioα
ioβ
]
= STxyz
[
ioα
ioβ
]
, (2)
where Sxyz is the switch state matrix (SSM), i.e. the space vector
represented transfer matrix with xyz standing for the input phases
that are linked to the output ones [36, 37]. For example, when the
three output phases A, B and C are connected in turn to the input
phases a, b and b, Sxyz can be written as Sabb. The superscript
“T” denotes the transpose. Here, the input voltage space vector can
be expressed by its column vector as ~vi = viα + jviβ . Similarly,
the output current space vector is obtained,~io = ioα + jioβ . They
together are the system inputs, while the output voltage space vector
~vo = voα + jvoβ and the input current space vector~ii = iiα + jiiβ
are the system output variables.
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Fig. 1: (a) The typical topology of a three-phase direct matrix con-
verter [36] and (b) its simplified two-stage indirect derivation [24].
The existing modulation methods were derived based on the space
vectors or similar quantities that are the products of switch states and
systems inputs [14–16, 24–34]. For example, in [24] the line-line
voltage space vector can be defined by
~vol =
2
3
(
vAB + vBC · e120
◦
+ vCA · e240
◦)
. (3)
In abnormal input voltage scenarios, the resulting discrete space vec-
tors are with varying amplitudes. This violates the assumption of
constant amplitude vectors as that in regular PWM inverters, and
makes the modulation process intricate [26]. To avoid the varying
vector problem and to explore the inherent features of the MC, this
work derives a novel but simple ISVM algorithm starting from ana-
lyzing the valid SSMs only rather than their corresponding voltage
and current space vectors.
2.1 Singular Value Decomposition of Switch States
From the matrix theory, all SSMs have transforming effects between
the system input and output space vectors. In order to reveal such
transformation, the SVD technique is applied to the matrix Sxyz , on
account of the similar geometric operations between SVD and Sxyz .
This results in a set of multiplied matrices, representing as Sxyz =
U∗D∗VT , where both U and V are unitary matrices, while D is a
diagonal matrix [36–39]. Note that the SVD technique used in this
work is not for principle component analyses but to provide insights
to the intrinsic properties of the SSMs of MCs and categorize them
into groups, with the help of the geometrical meaning of SVD.
All 27 SSMs have their own decompositions which are listed in
Table 1 (where xxx means aaa, bbb or ccc) [36]. They have a series
of sequential effects on the input vectors in (1). Within them are
the Type II Switch States (T2SS) that connects two and only two
output lines to one common input phase. The unitary matrices U
and V retrogress to rotation matrices while the secondary gain in D
is always zero.
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Table 1 Singular Value Decomposition Results of the Switch States [36]
SSM
SVD
U D V
I #1−3 Sxxx
[
1 0
0 1
] [
0 0
0 0
] [
1 0
0 1
]
II1
#4 Sabb
[
1 0
0 1
] [ 2√
3
0
0 0
] [√
3
2
1
2
−12
√
3
2
]
#5 Scbb
[
1 0
0 1
] [ 2√
3
0
0 0
] [
0 1
−1 0
]
#6 Scaa
[
1 0
0 1
] [ 2√
3
0
0 0
] [−√32 12
−12 −
√
3
2
]
#7 Sbaa
[
1 0
0 1
] [ 2√
3
0
0 0
] [−√32 −12
1
2 −
√
3
2
]
#8 Sbcc
[
1 0
0 1
] [ 2√
3
0
0 0
] [
0 −1
1 0
]
#9 Sacc
[
1 0
0 1
] [ 2√
3
0
0 0
] [√
3
2 − 12
1
2
√
3
2
]
II2
#10 Sbab
[
−12 −
√
3
2√
3
2 −12
] [ 2√
3
0
0 0
] [√
3
2
1
2
−12
√
3
2
]
#11 Sbcb
[
−12 −
√
3
2√
3
2 −12
] [ 2√
3
0
0 0
] [
0 1
−1 0
]
#12 Saca
[
−12 −
√
3
2√
3
2 −12
] [ 2√
3
0
0 0
] [−√32 12
−12 −
√
3
2
]
#13 Saba
[
−12 −
√
3
2√
3
2 −12
] [ 2√
3
0
0 0
] [−√32 −12
1
2 −
√
3
2
]
#14 Scbc
[
−12 −
√
3
2√
3
2 −12
] [ 2√
3
0
0 0
] [
0 −1
1 0
]
#15 Scac
[
−12 −
√
3
2√
3
2 −12
] [ 2√
3
0
0 0
] [√
3
2 − 12
1
2
√
3
2
]
II3
#16 Sbba
[
−12
√
3
2
−
√
3
2 −12
] [ 2√
3
0
0 0
] [√
3
2
1
2
−12
√
3
2
]
#17 Sbbc
[
−12
√
3
2
−
√
3
2 −12
] [ 2√
3
0
0 0
] [
0 1
−1 0
]
#18 Saac
[
−12
√
3
2
−
√
3
2 −12
] [ 2√
3
0
0 0
] [−√32 12
−12 −
√
3
2
]
#19 Saab
[
−12
√
3
2
−
√
3
2 −12
] [ 2√
3
0
0 0
] [−√32 −12
1
2 −
√
3
2
]
#20 Sccb
[
−12
√
3
2
−
√
3
2 −12
] [ 2√
3
0
0 0
] [
0 −1
1 0
]
#21 Scca
[
−12
√
3
2
−
√
3
2 −12
] [ 2√
3
0
0 0
] [√
3
2 − 12
1
2
√
3
2
]
III
#22 Sabc
[
1 0
0 1
] [
1 0
0 1
] [
1 0
0 1
]
#23 Scab
[
− 12 −
√
3
2√
3
2 − 12
] [
1 0
0 1
] [
1 0
0 1
]
#24 Sbca
[
− 12
√
3
2
−
√
3
2 − 12
] [
1 0
0 1
] [
1 0
0 1
]
#25 Sacb
[
1 0
0 1
] [
1 0
0 1
] [
1 0
0 −1
]
#26 Scab
[
− 12 −
√
3
2√
3
2 − 12
] [
1 0
0 1
] [
1 0
0 −1
]
#27 Scba
[
− 12
√
3
2
−
√
3
2 − 12
] [
1 0
0 1
] [
1 0
0 −1
]
Take Sacc as an example, shown in Fig. 2. Its expression in αβ-
plane can be calculated, and decomposed:
Sacc=
[
1
√
3
3
0 0
]
=
[
1 0
0 1
] [ 2√
3
0
0 0
] [ √
3
2 − 12
1
2
√
3
2
]T
. (4)
According to the geometric meaning of the SVD technique, the
matrix VT of Sacc rotates any input column vector in (1) by −30◦,
or equivalently V rotates the input coordinate by 30◦. Note that
the transpose of a rotation matrix effectively rotates by a negative
angle. Then, the matrix D scales the d-axis of the resultant vector
!
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30je
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dq
idv
Re
idv−
idv odv 150je− "
d
q
0je
"180je
"
( )U ( )V( )D
odv−
accs od
v v=180"
ov
!
150− "
30"
2
3od id
v v=
accS
Fig. 2: The geometrical meanings of the SVD upon the switch state
Sacc.
by 2/
√
3 while zeroes the q-axis component. Finally, the matrix U
rotates the intermediate quantity DVT~vi by 0◦ to obtain an output
vector. STacc has a similar operation but in reverse sequence on the
current relation.
The switch states Sacc may have other SVD results, like
Sacc=
[
1
√
3
3
0 0
]
=
[−1 0
0 −1
][ 2√
3
0
0 0
][−√32 12
− 12 −
√
3
2
]T
. (5)
From the geometric perspective, the matrices in (5) first rotates the
input column vector in (1) by 150◦ or in other word, rotates the coor-
dinate system by clockwise 150◦, and subsequently scales the d-axis
component and rotates the resultant vector by 180◦ in sequence. The
input vector ~vi is transformed to the same position as (4) does. Actu-
ally, different SVD results for each matrix Sxyz equally describe the
same linear coordinate transformation.
The geometric effects of the rotation matrices Us and Vs in the
SVD results of T2SS can be represented by their equivalent vectors
with the same rotation angles. For instance,[
cosϑ − sinϑ
sinϑ cosϑ
]
⇔ ejϑ. (6)
All these rotation vectors are with unity amplitude and fixed angles.
They form two hexagons and evenly divide them into six sectors
respectively, as shown in Fig. 3(a). However, they are distinct from
their voltage and current counterparts in the existing ISVM algo-
rithms [14–16, 24–34] where the output line voltage and the input
current space vectors depend on the products of the SSMs and the
system inputs, and hence are varying in terms of length, as shown
in Fig. 3(b). According to (3) and similar expressions to the cur-
rent quantities, the resulting discrete vectors are determined by not
only the switch states but also the DC-link voltage or current. Within
one the switching cycle, since the DC-link voltage is rectified by
the CSR, using two or more switching states, and thus has different
transient values, e.g. vab and vac (referring to vectors I6(a, b) and
I1(a, c) in Fig. 3(b)) [26]. This corresponds to varying vector ampli-
tudes as shown by the grey area of the hexagons in Fig. 3(b). It is true
even when systems inputs are sinusoidal and balanced. Under fluctu-
ated input conditions, the deviations become more complex, where
the amplitudes of the local-averaged hexagons in dot-dash line are
not constant since the averaged DC-link voltage and current are vari-
able. This phenomenon makes the vector syntheses intricate. On the
contrary, our method provides a simpler and easier base to derive
new modulation algorithms since both the amplitude and angle of
the used vectors are constant.
The T2SS are also summarized in Table 2 by matching the rota-
tion angles between the decomposed Us and Vs and their equivalent
rotation vectors in related hexagons of Fig. 3. For instance, the vec-
tor directing to pointer (1) in the left hexagon corresponds to the six
T2SS in the first line of Table 2, while the one synchronously direct-
ing to pointers (1) and 1© in both hexagons is the SSM Sacc. The
fact that both entries of (1) 1© and (4) 4© in Table 2 are the SSM Sacc
can be explained by (4) and (5) in the example given above. In the
rest of this paper, we use the same symbols to describe the rotation
vectors in Fig. 3 (e.g. vector 1©) and their corresponding decom-
posed rotation matrices (e.g. column 1© in Table 2). This notation
method brings extra benefits for the switch state selection and the
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Fig. 3: (a) The new proposed output (left) and input (right) hexagons
formed by the equivalent vectors of the Type II Switch States [36].
(b) Virtual inverter output line voltage hexagon (left) and vir-
tual rectifier input current hexagon (right) in the traditional ISVM
algorithms for matrix converters [14–16, 24–34].
Table 2 Type II Switch States Summarized According to Their Angles
U
V
1© 2© 3© 4© 5© 6©
(1) Sacc Sbcc Sbaa Scaa Scbb Sabb
(2) Saac Sbbc Sbba Scca Sccb Saab
(3) Scac Scbc Saba Saca Sbcb Sbab
(4) Scaa Scbb Sabb Sacc Sbcc Sbaa
(5) Scca Sccb Saab Saac Sbbc Sbba
(6) Saca Sbcb Sbab Scac Scbc Saba
commutation arrangement which will be shown later in Section 2.3
and Section 3.2.
2.2 Geometrical Interpretation for the Duty-cycle Matrix
Time-averaging the valid SSMs will obtain the duty-cycle matrix
whose representation in αβ reference frame has the similar SVD
structure as given below [36],
U¯∗D¯∗V¯T=
[
cosα −sinα
sinα cosα
][
gd 0
0 gq
][
cos θ −sin θ
sin θ cos θ
]T
, (7)
where matrices U¯, D¯ and V¯ are the local-averaged values of U,
D, and V according to the duty cycles of the SSMs used in one
sampling period. Both V and U are rotation matrices, so be their
counterparts V¯ and U¯. gd and gq are the two local-average gain in
the diagonal matrix D¯. Equation (7) satisfies the system equations
(1) and (2) simultaneously and thus is a solution to the modulation
matrix. In (7), V¯T rotates the input side quantities by −θ while U¯T
rotates the output vectors by −α. This also equals to that V¯ and U¯
rotate the natural reference frame by θ and α respectively to form
two rotating reference frames. In these rotating frames, the voltage
and current space vectors at the input and output sides of the MC
system can be decomposed, and their relations are determined by
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Fig. 4: The decomposition and transformation of the input/output
voltage and current space vectors between two rotating reference
frames.
the diagonal matrix D¯. Since the T2SS listed in Table 1 [36] share
the same zero secondary entries in the diagonal matrices, their cor-
responding local-averaged value gq in D¯ always equals zero. This
brings several benefits for implementing the modulation process.
Firstly, the voltage and current relations between two reference
frames can be expressed below,
Vo = gdVid, Ii = gdIod, (8)
where Vo and Ii are the amplitudes of the output voltage space vector
~vo and the input current space vector~ii respectively. They are con-
structed from parts of the input voltage and output current. Secondly,
the q-axis component of ~vo, in the reference frame constructed by
the matrix U¯, and the q-axis component of~ii, in the reference frame
constructed by the matrix V¯, are always zero because of gq ≡ 0 in
(7). That means ~vo is always located at the rotation vector U¯, while
~ii is always placed at the rotation vector V¯. As a consequence, the
output frequency and the input power factor can be controlled by the
angles α and θ.
The SVD renders the modulation process a clear physical mean-
ing as shown in Fig. 4. From the geometric perspective, the rotating
reference frames that V¯ and U¯ construct are the input and output
synchronous reference frame rotating along with~ii and ~vo. In both
reference frames, the input and output frequencies are counteracted.
For example, the vector ~ii in the stationary reference frame now
becomes a scalar quantity~iie−jθ = Ii in the input synchronous ref-
erence frame. The input voltage and output current space vectors
are decomposed into d- and q-axis components in their correspond-
ing synchronous reference frames given the existence of input and
output power displacements. But only their d-axis components are
scaled and rotated back to the stationary reference frame, while the
q-axis components are shrank to zero. Although two synchronous
reference frames rotate at different frequencies, the relations of the
decomposed components are determined only by the diagonal matrix
D¯ or the gd. Therefore, the parameters α, θ and gd form the three
free variables to synthesize any desired amplitude and frequency of
the output voltage and input phase displacement factor, while the
amplitude of the input current is determined by the active power
balance.
The rank reduction in D¯ makes the indirect MC similar to back-
to-back converters and makes the quantity relationships at the virtual
intermediate stage scalar regardless of the angle difference between
two rotating frames in Fig. 4 as if there exists a the DC-link. It is
worth noting that in Table 1 there remain six SSMs, connecting each
output phase to one different input line, being valid for direct MCs
but not indirect MCs. They are the Type III Switch States which have
non-zero diagonal entries in D¯ submatrices and thus have the rank of
2. Also, they preserve the unitary features in either U¯ or V¯ which has
a determinant +1 or−1 [37]. This mathematically proves that when
only using the SSMs in Table 2 the indirect MC is an incomplete
equivalence of the direct MC which uses all 27 valid SSMs.
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Fig. 5: Examples of space vector syntheses using two adjacent
vectors in the output (left) and input (right) hexagons.
2.3 Space Vector Synthesis
Since the used SSMs and their local-averaged duty-cycle matrices
share similar SVD results that can be represented in vector forma-
tion, it is easy to synthesize the latter using the former. Once the
output frequency and the input power factor are given or determined
by the outer control loop, the rotating vectors U¯ and V¯ can be por-
trayed in Fig. 3. Then they are assumed invariant during specific
sampling period and can be synthesized by using the well-known
SVM method [24].
Without loss of generality, U¯ and V¯ are assumed to locate in Sec-
tor I. They can be approximated by two groups of adjacent vectors
respectively to maximize their amplitudes. As shown in Fig. 5, the
duty cycle for each active vector can be determined as follows [36],
dα =
2√
3
· ∣∣U¯∣∣ · sin (60◦−αsv) , dβ = 2√
3
· ∣∣U¯∣∣ · sinαsv,
(9)
dµ =
2√
3
· ∣∣V¯∣∣ · sin (60◦ − θsc) , dγ = 2√
3
· ∣∣V¯∣∣ · sin θsc,
(10)
where αsv and θsc are the angles of the two reference vectors with
respect to the beginning of their sectors.
∣∣U¯∣∣ and ∣∣V¯∣∣ are the ampli-
tudes of U¯ and V¯ respectively. The vectors pointing to (1), (2) and
6©, 1© in Fig. 3 are used. They correspond to the SSMs in the lines
(1), (2) and columns 6©, 1© in Table 2, i.e. Sabb, Sacc, Saab and
Saac. The first two SSMs have the same U and D, and thus approx-
imate Vector V¯ at the input hexagon meanwhile Vector (1) at the
output hexagon with duty cycles being proportional according to dα
and β in (9). The latter two SSMs approximate the same Vector V¯
at the input side but Vector (2) at the output with duty cycles being
proportional according to dµ and dγ in (10). Then, with the same
Vector V¯, to synthesize V¯ and U¯ synchronously, the duty cycles for
the four selected SSMs have to be proportional, as given below,
(Sabb :) dαµ = m·dα ·dµ, (Sacc :) dαγ = m·dα ·dγ ,
(Saab :) dβµ = m·dβ ·dµ, (Saac :) dβγ = m·dβ ·dγ , (11)
where the modulation index m is defined to regulate each duty cycle
non-negative and their sum less than unity. The switch states used
in this example are added in parentheses to the above formulae. It
is important to note that the addition of vectors can be interpreted
according to the addition of matrices because they have the same D
or V¯ or U¯ in the SVD results.
The the modulation index has two functions. Except for the total
duty-cycle regulation,m will also influence the averaged d-axis gain
of D¯ that is governed by:
gd = m ·
∣∣U¯∣∣ · σd · ∣∣V¯∣∣ , (12)
where σd is the primary diagonal entry of D, i.e. 2
/√
3. According
to (12), m,
∣∣U¯∣∣ and ∣∣V¯∣∣ can be used to regulate gd. However, the
determinants of the desired U¯ and V¯ in (7) are unity but the actual
amplitudes according to (9) and (10) are not. To make up the desired
U¯, D¯ and V¯, the synthesized lengths of U¯ and V¯ are adjusted so that
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cent vectors.
the effective duty cycles are unchanged before and after this adjust-
ment. In this work,
∣∣U¯∣∣ and ∣∣V¯∣∣ are chose as the maximum radii
of the inscribed circles of their hexagons, i.e.
√
3
/
2 for the adjacent
vector synthesis. Then gd =
√
3m
/
2. Now that gd is subject to m
only, Eq. (11) can be rewritten,
dαµ=m · sin (60◦ − αsv) sin (60◦ − θsc) ,
dαγ=m · sin (60◦ − αsv) sin (θsc) ,
dβµ=m · sin (αsv) sin (60◦ − θsc) ,
dβγ=m · sin (αsv) sin (θsc) .
(13)
The remaining time interval within the sampling period is the duty
cycle d0 for the zero vectors formed by the T1SS,
d0 = 1− dαµ − dβµ − dαγ − dβγ . (14)
To complete the modulation process, the switching sequence
among different switch states has to be arranged appropriately. The
idea presented in [31, 35] is adopted and shown in Fig. 6. When
the sum of two sector numbers is even, an “u" shape pattern is
utilized as the switching sequence. When this sum is odd, an “n"
shape pattern is employed. T1SS can be placed at the beginning,
the center or the end of the switching pattern. For the example
discussed in this section, the first half of a double-sided switch-
ing sequence is arranged as (Sbbb)→ Sabb → Saab → (Saaa)→
Saac → Sacc → (Sccc) where one to three T1SS within the paren-
theses can be used. The flexibility of arranging the switching pattern
in this way are usually exploited to trade off the performance crite-
ria among the commutation number, the switching loss, the output
current ripple and the common-mode voltage.
2.4 Feedforward Compensation
A simple method to determine m is to set it to a constant, which
leads to the same result as in [24]. Unfortunately, since the system
input and output are coupled, the input distortion may deteriorate the
output performance. For constantm, the low frequency harmonics of
the input voltages can be transferred to the output voltages. Similarly,
harmonic contents might also contain in the output side, then transfer
back to the input currents, and distort the input voltages when the
input filters are considered. The distorted input voltages make the
output performance even worse. This is undesirable.
According to (8), the output voltage is made only from the d-axis
component of the input voltages. Therefore, the voltage transfer ratio
(VTR) q can be described by
q =
∣∣~vo,ref ∣∣
|~vi| =
Vod · cosϕi
Vid
= gd · cosϕi, (15)
where ϕi is the input displacement angle. From (12) and (15), the
modulation index m can be determined as shown below:
m =
2√
3
·
∣∣~vo,ref ∣∣
|~vi| cosϕi . (16)
The only limitation for m is to maintain all duty cycles in (13) and
(14) non-negative. According to (13) and (16), the angle of the input
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Fig. 7: Relationship between the proposed SVD-based modulation
and other control algorithms.
voltage space vector does not engaged in the modulation calculation,
but it affects the input displacement factor and thereby the output
regulation capacity.
Substituting (16) into (13)-(15) leads to
~vo(t) = ~vo,ref (t). (17)
Therefore, once the input voltages are measured and the input power
factor is specified, the modulation index can be adjusted accordingly
to compensate the abnormal input variations and to maintain the
amplitude of the desired output voltages. By this way, low-frequency
harmonics in the input voltages can be eliminated from the output
waveforms as long as the condition for m is satisfied.
The relationship between the proposed SVD-based space vector
modulation and other control algorithms can be shown in Fig. 7.
3 Remarks and Comparisons
3.1 Maximum Feedforward Compensation Capability
As has been described in Section 2.2, the proposed ISVM can
approach the output voltage at the spectra lower than the cut-off fre-
quency of the filters. In other word, the proposed method is capable
to suppress the low order harmonics within such spectrum band. One
premise for this is that the modulation index has to be in the linear
modulation zone. Given the definitions of αsv and θsc in (13) and
(14), a conservative range for m is [0, 1] if sinusoidal and balanced
output voltages are required. This means the maximum VTR in the
example shown in the previous section is
(√
3
/
2
)
cosϕi according
to (16). It also means the maximum attainable space vector trajec-
tory has to be within the inscribed circle of polygons formed by the
used static vectors. Substituting the range of the modulation index
m in (16) leads to the following condition,
|~vo| ≤
√
3
2
|~vi|min cosϕi, (18)
where |~vi|min is the minimum amplitude of ~vi.
For distorted input voltages, |~vi|min might not be formulated
explicitly, whereas for sinusoidal but unbalanced input voltages, it
can be expressed as the subtraction of the positive and negative
sequence components, i.e. |~vi|min = Vip − Vin. If the modulation
index goes into the over-modulation zone, the output voltage is
distorted even under ideal system input condition. However, the con-
dition in (18) is also conservative. In the DSP implementation, a
sentence of code is inserted to check whether or not the duty-cycle
d0 goes to negative, so that the linear- or over-modulation zone is
detected.
Another premise for fully compensation is the accuracy of the
input voltage measurement. According to (16), any filtering manipu-
lation or inaccurately measurement on the input voltage will weaken
the modulation compensation capability.
3.2 Flexibility in Switch State Selection and Commutation
Apart from two adjacent vectors, two nearest vectors with 120◦
phase shift can also be used to synthesize the reference vectors in
either the output hexagon or the input hexagon, as shown in Fig. 8.
Take that U¯ is synthesized by two adjacent vectors while V¯ is made
by the two nearest vectors with 120◦ phase shift. The duty cycles for
	  
U
svα
dβ
dα scθ
V
dγ
dµ′
Ⅰ
Ⅱ
Ⅲ
Ⅳ
Ⅴ
Ⅵ
⑴
⑵⑶
⑷
⑸
①
②
③
④
⑤
⑥
Ⅰ
Ⅱ
Ⅲ
Ⅳ
Ⅴ Ⅵ
.Sector No
Re
Im
Re
Im
dµ
A
B
C
a
b
c
dα′
OR
Fig. 8: Space vector syntheses using two vectors with 120◦ phase
shift.
U¯ can be calculated with (9), but for V¯ (refer to the right hexagon
in Fig. 8), equations in (10) are changed to:
dµ
′ = 2√
3
∣∣V¯∣∣ sin (120◦ − θsc) , dγ = 2√
3
∣∣V¯∣∣ sin θsc. (19)
Here θsc belongs to (30◦, 90◦). The duty-cycle dµ′(= dµ + dγ) in
(19) is much larger than dµ in in (10). Therefore, using the nearest
two vectors with 120◦ phase shift in one hexagon can partly alleviate
the narrow pulse problem.
However, this method has a limit on the VTR range. Since the
maximum length of the corresponding V¯ decreases from
√
3
/
2 to
1/2, gd becomes m/2 according to (12). Substitute it in (15) and
recalculate the result for the VTR, then the modulation index m to
offset the input voltage is changed to,
m =
2
∣∣~vo,ref ∣∣
|~vi| cosϕi . (20)
Similar to the case in Section 2.3, the SSMs in lines (1), (2) and
columns 6©, 2© in Table 2, i.e. Sabb, Saab, Sbcc and Sbbc are
selected. The switches states Saac and Sacc of the four selected
SSMs in the previous example are replaced by Sbbc and Sbcc in this
case. Their duty cycles can be calculated accordingly,
dαµ
′ = 2√
3
|~vo|
|~vi| cosϕi sin (60
◦−αsv) sin (120◦−θsc) ,
dβµ
′ = 2√
3
|~vo|
|~vi| cosϕi sin (αsv) sin (120
◦ − θsc) ,
dαγ =
2√
3
|~vo|
|~vi| cosϕi sin (60
◦ − αsv) sin (θsc) ,
dβγ =
2√
3
|~vo|
|~vi| cosϕi sin (αsv) sin (θsc) .
(21)
They have the similar forms as those in (13) if m is substituted by
the value in (16). The complement duty-cycle for the T1SSe is given
below,
d0 = 1− dαµ′ − dβµ′ − dαγ − dβγ . (22)
In a similar way, the switching sequence can be arranged as shown
in Fig. 9(a). T1SS Sbbb can be chose and placed in the switch-
ing sequence during d0, so that half of the double-sided switching
pattern is Saab → Sabb → Sbbb → Sbbc → Sbcc. Given that all the
duty cycles should be non-negative, the maximum VTR is cosϕi/2,
with m ranging from 0 to 1.
Likewise, the proposed SVD-based ISVM method can synthesize
the reference vectors U¯ or V¯ by using nearest three vectors as shown
in Fig. 10(a), which is similar to the idea for back-to-back convert-
ers in [40, 41] and leads to the same methods in [19]. Besides, the
three vectors that are not the nearest vectors adjacent to the desired
reference can be used, as shown in Fig. 10(b) and discussed in [37].
3.3 Comparison with Other Widely Used Modulation
Methods
While U¯ and V¯ are responsible for regulating the directions of out-
put voltage and input current space vectors, their lengths can take
IET Power Electronics, pp. 1–11
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part in adjusting the amplitude of the output voltages, according to
(12) and (15). When
∣∣U¯∣∣ is assumed constant, adjusting m and ∣∣V¯∣∣
results in the same effect of source side modulation in [28–30]. Simi-
larly, adjustingm and
∣∣U¯∣∣ under the condition of constant ∣∣V¯∣∣ leads
to the same as that in load side compensation [30–33]. If m,
∣∣U¯∣∣
and
∣∣V¯∣∣ are all tuned, the proposed method get the same method as
in [34].
One major difference between the proposed and the existing
ISVMs lies in the versatility on choosing the active hexagon. To
compensate the input voltage abnormalities, the proposed ISVM can
choose
∣∣U¯∣∣ in one sampling period while ∣∣V¯∣∣ in another, and vice
versa [37]. But most existing methods in [28–33] modified only
the switching functions in one side, either the rectifier side or the
inverter side, in every sampling period. Another obvious difference
is the proposed ISVM technique calculates the duty cycles using the
measured input voltages rather than their decomposed components.
This reduces the computation overhead since no decomposition on
the input voltage space vector is required in this work. Furthermore,
in terms of both the implementation and interpretation aspects, the
proposed ISVM algorithm does not count upon the DC-link. This
further simplifies the modulation process.
In other generalized modulation methods, the zero vector in [15]
and the zero matrix in [16, 42] and the translation matrix in [14],
which are the different representations of duty cycle d0 for the
T1SS, are complex and difficult to be calculated. By contrast, the
proposed method calculates the d0 with less effort and determines
the corresponding zero sequence voltage automatically by the SVM
technique.
4 Experimental Results
In order to verify the effectiveness of the proposed ISVM algorithm,
experimental tests are carried out on our laboratory prototype, as
shown in Fig. 11. A three-phase inductor and a three-phase resistor
are used as the inductive load for the MC. The system parameters
are given in Table 3. For simplicity, the modulation strategy sets the
input displacement factor to be unity. The distorted and unbalanced
input voltages can be emulated by the three-phase programmable
voltage source Chroma 61511. The ISVM algorithms are imple-
mented in DSP to calculate the duty cycle for each selected active
switch state. Such information will be transmitted via the external
1. ADVANCED PWM TECHNOLOGY
Chroma 61500/61600 series AC power source are able to provide highest power density by its advanced 
high speed PWM mode design. The modularized power stage design offer outstanding performance 
and high reliability. The modularized design allows service personnel to identify the trouble spot more 
efficiently and minimize the downtime. With no transformer at the output stage, it not only reduces the 
output impedance, but also lets 61500/61600 series be able to program DC component for simulating AC 
voltage with DC offset condition. This function allows user to simulate the test condition of unbalanced 
input current for rectified load.
2. SINGLE-PHASE AND THREE-PHASE OUTPUT
3. SLEW RATE SETTING FOR VOLTAGE AND FREQUENCY
4. COMPREHENSIVE MEASUREMENTS 
Chroma AC power source 61500/61600 series has a built in 16-bit measurement circuit and firmware utilities to measure the true 
RMS voltage, current, true power, VA (apparent power), VAR (reactive power), power factor, current crest factor, peak repetitive 
current and inrush current. Using the advanced DSP technology, 61500 series can measure THD and up to 40 orders of current 
harmonics. It makes 61500 series not only a sophisticated power source but also a powerful analyzer. 
5. POWER LINE DISTURBANCE SIMULATION (61500 SERIES)
In addition to the steady output voltage and frequency programming, Chroma AC power source 61500 series provides powerful 
functions to simulate all kinds of power line disturbance conditions. The STEP and PULSE modes offer an easy and convenient 
method to execute a single step or continuous output changes. The changes may be triggered by an internal or external event. With 
this capability, it's easy to simulate power line disturbances such as cycle dropout, transient spike, brown out and etc. 
The LIST Mode extends this function for more complex waveform generator needs, up to 100 sequences with different start-end 
conditions, that can perform almost any waveform by AC and DC components. In this way, Chroma AC power source 61500 series 
is capable of simulating all sorts of voltage dips, interruptions and variation waveforms for IEC 61000-4-11 pre-compliance test and 
IEC61000-4-14/IEC61000-4-28 compliance tests. It also allows users to synchronize external events as well as measurement devices 
with output changes. 
Phase Waveform Panel
STEP Mode PULSE Mode LIST Mode
Model 61511/61512/61611/61612 AC sources let users set the slew rate of 
voltage and frequency. It will follow the slew rate to reach the final setting 
when the output voltage or frequency is changed. This function can help the 
users to verify the operation range of input power. For example, user can 
implement this feature to sweep the voltage gradually from 90V to 264V 
instead of only checking several points like 90V, 115V, 230V and 264V. 
Another application is; in order to reduce the inrush current during motor 
startup or power on multiple UUT, the user can decrease the slew rate setting 
to achieve the objective. 
Model 61511/61512/61611/61612 AC sources are capable of delivering single or three-phase output 
depending on the user's application. Users can select these output modes easily through front panel 
or via remote control. Model 61511/61512/61611/61612 AC 
sources are able to provide full power output without derating 
even with the output is configured as single phase.
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Fig. 11: The three-phase direct matrix converter prototype setups.
Table 3 System Parameters unless Otherwise Stated.
Vari ble Description Value
Vi Supply Phase Voltage Amplitude 155.5V
fi Input Fundamen al Fr qu ncy 50Hz
Cf I put Filter Capacitor 3µF
Lf Input Filter Inductor 1mH
fo Output Fundamental Frequency 30Hz
Ro Load Resistor 50Ω
Lo Load Inductor 15mH
fs Sampling Frequency 10kHz
IGBT Insulated Gate Bipolar Transistor SK80GM063
DSP Digital Signal Processor TMS320C6713
FPGA Field Programmable Gate Array A3P400
Td Commutation Step Delay 0.4µs
memory interface of the DSP board to the FPGA which is responsi-
ble for implementing the four-step current commutation to generate
the gate driving signals for IGBTs [43].
For the case of distorted input phase voltage, two dominant har-
monics are injected into the fundamental component of 110V root
mean square (RMS) value. One is the 5th order positive sequence
harmonic with 0.07pu amplitude, while the other is the 11th order
negative sequence harmonic with 0.05pu amplitude. The waveforms
of the input and output quantities when the modulation index m is
set to be constant 0.9 are shown in Fig. 12(a) and Fig. 12(b). As
can be seen, without compensation, the input distortion affects the
output voltage synthesis, and thus distorts the output currents. In
more detail, the FFT analysis for the output current IA is given in
Fig.12(c). Significant inter-harmonic contents around 300Hz and
500Hz can be observed. By contrast, Fig. 13(a) and Fig. 13(b) show
the waveforms of the input and output variables after the input dis-
tortion is compensated. The output currents in Fig. 13(b) are much
more sinusoidal with less distortion than those in Fig. 12(b). The
RMS value of the output voltage is set as 80V for fair compar-
isons. Further, the total harmonic distortion (THD) decreases from
6.21% to 4.00% after the compensation is actuated, as shown in Fig.
13(c). The inter-harmonics around the sideband of 300kHz have
been suppressed.
For the case of unbalanced input phase voltages, the RMS value of
phase “a" voltage is set to 121V (10% higher than the other phases
of 110V RMS), while the output voltages maintain as 80V RMS.
The waveforms of the input quantities are shown in Fig. 14 while
IET Power Electronics, pp. 1–11
c© The Institution of Engineering and Technology 2019 7
Input Phase Voltages
Phase “a” Source Current
FFT of the Phase A Input Current
200V/div, 5ms/div
5A/div, 5ms/div
(a)
Output Line Voltage
Output Current IA
Output Current IB
Output Current IC
5A/div, 10ms/div 
250V/div, 10ms/div
5A/div, 10ms/div 
5A/div, 10ms/div 
IA1=2.272A
IB1=2.353A
IC1=2.345A
(b)
(c)
Fig. 12: The waveforms of the input/output quantities when the
input distortion is uncompensated: (a) three input phase voltages and
the source current Ia, (b) the output line-to-line voltage vAB and the
three output currents, (c) the FFT analysis for the output current IA.
those at the output side under two working conditions, i.e. with and
without feedforward compensation, are shown in Fig. 15(a) and Fig.
15(b) respectively. The proposed ISVM method with feedforward
compensation reduces the THD content to 3.32%, whereas that in
the standard ISVM method without feedforward capacity is 5.18%.
Also, the fundamental components of the three phase output currents
are 2.14A, 2.20A and 2.18A, which means the output currents are
balanced. Thus, the output current waveforms when the input unbal-
ance is compensated are much smoother and have less THD than
those when the input unbalance is uncompensated.
In both cases, the proposed SVD-based ISVM technique is able
to offset the variations of the input voltages and keep the output cur-
rents sinusoidal and balanced. Such compensation is achieved by
varying the modulation index according to the measured input volt-
ages, as shown in Fig. 16. The THD contents of the A-phase output
current IA with and without compensation operating under ideal,
distorted or unbalanced input voltages are summarized in Table 4. In
ideal scenarios when the input voltages are sinusoidal and balanced,
both the input and output currents meet the quality requirements
of IEEE Standard 519 [48]. In all conditions, the proposed ISVM
has better output performance when the feedforward compensation
capability is activated than not. However, if the input voltages are
distorted or unbalanced the input currents will obviously become
distorted. In such scenarios either the input or the output perfor-
mance can be maintained leading to a sacrifice in the performance
at the other side of the converter. It is worth noting that the input
currents will be inevitably distorted if the output performance has
a higher priority than that of the input side. This can be seen in
Fig. 12(a), Fig. 13(a), Fig. 14(b) and Fig. 14(c), where the input
current quality is slightly worse when the input voltages are com-
pensated than those without compensation. Such phenomenon is
intrinsically determined by the lack of energy storage elements in
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Fig. 13: The waveforms of the input/output quantities when the
input distortion is compensated: (a) three input phase voltages and
the source current Ia, (b) the output line-to-line voltage vAB and
the three output currents, (c) the FFT analysis for the output current
IA.
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Phase A Input Current
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(a)
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Fig. 14: The waveforms of the input side quantities: (a) three unbal-
anced input phase voltages, (b) the source current Ia when the input
imbalance is uncompensated, (c) the source current Ia when the
input imbalance is compensated.
matrix converters and the instantaneous active power balance the-
ory [47]. Additional effort in hardware or software can change this
compromise [44–47], but these are beyond the scope of this paper.
The proposed method has similar performance under other abnor-
mal supply conditions, like sags, surges, and thus the corresponding
results are not shown here.
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Fig. 15: The waveforms of the output voltage and currents when the
unbalanced input voltages are (a) uncompensated, and (b) compen-
sated. From top to bottom: the output line-to-line voltage vAB and
the three output currents. The floating subfigure is the FFT analysis
for the phase-A output current IA.
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Fig. 16: Varying modulation index m to compensate the abnormal
supply conditions: (a) distorted input, (b) unbalanced input voltages.
Table 4 THD summary under different input voltage conditions
THD of Output Current IA Ideal Distorted Unbalanced
Uncompensated 1.86% 6.21% 5.18%
Compensated 1.53% 4.00% 3.32%
THD of Intput Current Ia Ideal Distorted Unbalanced
Uncompensated 1.94% 12.83% 8.69%
Compensated 2.17% 17.22% 9.91%
By setting a counter in the program, the maximum execution time
in our DSP platform is 83.0µs, which is almost the same as that
for the traditional ISVM without compensating the abnormal input
voltages, 82.8µs.
5 Conclusions
This paper has presented a new indirect space vector modulation
(SVM) with feedforward compensation mechanism for both the
direct and indirect matrix converters. The singular value decompo-
sition (SVD) technique is applied on the switch states to reveal the
intrinsic features of matrix converters. A duty-cycle matrix is then
constructed using the SVD results of switch states. The SVD also
renders the switch states and the modulation process a geometri-
cal interpretation between the system input and output vectors. To
implement the proposed modulation construction, the space vec-
tor synthesis technique is subsequently utilized to select a series
of switch states and calculate their duty cycles in a simple way.
By including the instantaneous input voltages in the calculations,
the duty cycles are adjusted on-line to counteract the undesirable
effects caused by abnormal input voltages to keep the output cur-
rents sinusoidal and balanced. Combining SVD and SVM provides
the modulation process of matrix converters a geometrical visualiza-
tion, and hence a measure not only to revisit the existing modulation
methods but also to design new ones. Moreover, it provides a flex-
ibility in terms of switching state selection, duty-cycle calculation
and switching sequence arrangement, making the modulation easy
to understand and implement. The experimental results have been
shown to substantiate the claims above.
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